

This Page Is Inserted by IFW Operations
and is not a part of the Official Record

BEST AVAILABLE IMAGES

Defective images within this document are accurate representations of the original documents submitted by the applicant.

Defects in the images may include (but are not limited to):

- BLACK BORDERS
- TEXT CUT OFF AT TOP, BOTTOM OR SIDES
- FADED TEXT
- ILLEGIBLE TEXT
- SKEWED/SLANTED IMAGES
- COLORED PHOTOS
- BLACK OR VERY BLACK AND WHITE DARK PHOTOS
- GRAY SCALE DOCUMENTS

IMAGES ARE BEST AVAILABLE COPY.

**As rescanning documents *will not* correct images,
please do not report the images to the
Image Problem Mailbox.**




INTERNATIONAL APPLICATION PUBLISHED UNDER THE PATENT COOPERATION TREATY (PCT)

(51) International Patent Classification ⁵ : G11C 11/406		A1	(11) International Publication Number: WO 91/07756
			(43) International Publication Date: 30 May 1991 (30.05.91)
(21) International Application Number: PCT/GB90/01757 (22) International Filing Date: 14 November 1990 (14.11.90) (30) Priority data: 8926119.2 18 November 1989 (18.11.89) GB (71) Applicant (for all designated States except US): ACTIVE BOOK COMPANY LIMITED [GB/GB]; Abberley House, Granhams Road, Great Shelford, Cambridge CB2 5LQ (GB). (72) Inventors; and (75) Inventors/Applicants (for US only) : WHEELER, David [GB/GB]; 131 Richmond Road, Cambridge CB4 3PS (GB). JACKSON, Martin [GB/GB]; The Long Cottage, Withersfield, Suffolk CB9 7SG (GB).		(74) Agents: NASH, Keith, Wilfrid et al.; Keith⁴W. Nash & Co., Pearl Assurance House, 90-92 Regent Street, Cambridge CB2 1DP (GB). (81) Designated States: AT, AT (European patent), AU, BB, BE (European patent), BF (OAPI patent), BG, BJ (OAPI patent), BR, CA, CF (OAPI patent), CG (OAPI patent), CH, CH (European patent), CM (OAPI patent), DE, DE (European patent), DK, DK (European patent), ES, ES (European patent), FI, FR (European patent), GA (OAPI patent), GB, GB (European patent), GR, GR (European patent), HU, IT (European patent), JP, KP, KR, LK, LU, LU (European patent), MC, MG, ML (OAPI patent), MR (OAPI patent), MW, NL, NL (European patent), NO, RO, SD, SE, SE (European patent), SN (OAPI patent), SU, TD (OAPI patent), TG (OAPI patent), US. Published With international search report.	

(54) Title: METHOD OF REFRESHING MEMORY DEVICES

Flowchart for refresh technique



(57) Abstract

A method of refreshing DRAMs in which a small section S of the chip is refreshed at a lower rate than the major section M, data errors arising in section S are sensed, and the refresh rates of the two sections are then adjusted, maintaining the section M refresh rate higher than that of section S by a safety factor, until data errors in section S are just not significant.

FOR THE PURPOSES OF INFORMATION ONLY

Codes used to identify States party to the PCT on the front pages of pamphlets publishing international applications under the PCT.

AT	Austria	FI	Finland	ML	Mali
AU	Australia	FR	France	MN	Mongolia
BB	Barbados	GA	Gabon	MR	Mauritania
BE	Belgium	GB	United Kingdom	MW	Malawi
BF	Burkina Faso	GN	Guinea	NL	Netherlands
BG	Bulgaria	GR	Greece	NO	Norway
BJ	Benin	HU	Hungary	PL	Poland
BR	Brazil	IT	Italy	RO	Romania
CA	Canada	JP	Japan	SD	Sudan
CF	Central African Republic	KP	Democratic People's Republic of Korea	SE	Sweden
CG	Congo	KR	Republic of Korea	SN	Senegal
CH	Switzerland	LI	Liechtenstein	SU	Soviet Union
CI	Côte d'Ivoire	LK	Sri Lanka	TD	Chad
CM	Cameroon	LU	Luxembourg	TG	Togo
DE	Germany	MC	Monaco	US	United States of America
DK	Denmark	MG	Madagascar		
ES	Spain				

- 1 -

Title Method of Refreshing Memory DevicesField of the invention

This invention relates to a method of refreshing memory devices, in particular dynamic random access memories (DRAMs).

Background to the invention

Random access memory (RAM) for computer systems is commonly implemented in two forms: static and dynamic. In static RAM technology, once the datum has been written to a storage cell no further action is required by the system to maintain the value in the cell. Static memory therefore needs no refreshing of its contents.

In dynamic RAM (DRAM) the cell datum is stored as the presence or absence of charge on a capacitor. The charge on the capacitor gradually leaks away dependent on the method of manufacture, and on thermal and noise effects. The charge in a cell therefore has to be refreshed by reading the cell's datum before it has leaked to a level below which it cannot be sensed reliably. This refreshing operation is carried out by performing a destructive read operation followed by a write operation which restores the charge in the cell to its proper level.

Manufacturers of DRAMs specify a rate at which the memory must be refreshed in order to guarantee that no

- 2 -

information is lost. The major mechanism which causes the charge leakage is thermal and generally manufacturers specify a maximum refresh interval at the appropriate end of a device's operating temperature range, e.g. 8ms refresh period at 70 degrees Celsius. The thermal leakage rate is a function of temperature and a well known rule of thumb is that a reduction of 10 degrees Celsius halves the leakage rate and therefore doubles the maximum refresh period, i.e. to 16ms refresh period at 60 degrees Celsius.

Noise effects are by their nature random and can include sources such as radiation and local electrical noise. If, as in the case of radiation, the noise destroys the charge in the cell, then this means that the level below which the charge can fall has to be raised so that a hit on the cell does not lead to loss of data. Electrical noise makes the sensing operation more difficult and in an electrically noisy environment the cell charge will have to be above a certain level for reliable sensing. The converse is also true; in an electrically quiet environment the cell charge can be smaller and still sensed reliably.

In low power applications such as battery powered computer systems, there are a number of techniques that can be used to reduce power consumption. In a system which is quiescent apart from memory refresh, the power use is dependent on how often the memory is refreshed and how much current is consumed during the refresh operation. An increase in refresh period or decrease in current required during the refresh operation will therefore reduce the average power requirements.

- 3 -

Current generation DRAMs offer a number of refresh mechanisms to the designer: the two most important variations are known as RAS only refresh and CAS before RAS refresh. In RAS only refresh, the system designer has to inform the RAM which row is to be refreshed and typically this involves setting up a 10 bit address to the chip and pulsing the RAS line. In CAS before RAS refresh a counter internal to the RAM is used, but both RAS and CAS lines are pulsed. Typically, during a CAS before RAS refresh operation, the chip will consume about 10% more power than in a RAS only refresh operation. In a complete system this will not translate to a 10% power saving, because power is required in the RAS only case to drive the address to the chip. However, an economical implementation would still be able to show power saving by using RAS only refresh.

The invention

According to the invention, there is provided a method of refreshing DRAMs according to which a small section (S) of the DRAM is refreshed at a lower rate than the major section (M), data errors arising in section S are sensed, and the refresh rates of the two sections (S and M) are adjusted, whilst maintaining the M section refresh rate higher than the S section refresh rate, until data errors in section S are not significant.

In this connection, it will be appreciated that as section S is always refreshed at the lower rate, errors will be apparent in this section before errors occur in section M if the refresh rate of section S is inadequate. Thus, section S can reliably be employed as a sensor for the chip to determine the optimum refresh rate for existing

- 4 -

environmental conditions.

It is well known that external temperature sensing techniques can be used to increase the refresh period with a commensurate power reduction.

The invention has a number of advantages over straightforward, external, sensing techniques, because the chip is sensing itself. Firstly, process effects can be eliminated because section S is subject to the same process variations as section M so that overall process variations are eliminated. Secondly, section S will be subject to the same, or very similar, noise as section M, so that this effect can also be eliminated. Finally, the method provides a much more accurate temperature measurement of the chip since it is actually on chip and not through an off chip device.

Preferred practice of the invention may be as follows. Initially, section M of the DRAM is refreshed at the manufacturer's specified rate. The refresh rate for Section S is then extended in suitable increments until a rate is attained at which errors are just significant, say a refresh rate E. The refresh rate for section M is then adjusted to the last error free rate of section S multiplied by a suitable safety factor, for example of the order of 2. Section S continues to be refreshed at rate E and if the refresh rate for this section changes due to an increase or decrease in detected significant errors in the section, then the refresh rate for section M is changed appropriately through a simple control loop. The sensitivity of the technique depends upon the errors in section S. If refresh rate of section S is set so that errors just do not occur then it would be impossible to

- 5 -

sense an improvement in conditions and extend the interval. By setting the rate so that errors are just occurring, the technique is effectively setting the level at which the charge in a cell cannot be reliably sensed. The sense amplifiers in the memory are designed so that at this point they become very sensitive to a change in conditions.

Description of practical exemplification

The invention is further exemplified and explained below, making reference to the accompanying drawings, in which:-

Figure 1 shows a DRAM organisation for use in the invention;

Figure 2 shows a typical DRAM cell and addressing technique for the cell;

Figure 3 is a simplified flow chart exemplifying the invention; and

Figure 4 is a more detailed flow chart which includes refresh adaptation.

In a typical DRAM configuration (see Figures 1 and 2), the system is designed to use RAS only refresh on a bank of memory chips. In this configuration the memory addressing is arranged such that the address of a word in the memory is given by:

Bit address = (Row address * Column size) + Column
address

- 6 -

Alternatively for, e.g., 1M DRAMs:

Column address = A2 - A11

Row address = A12 - A21, where A_n is the corresponding processor address line.

Refresh is then accomplished by pulsing RAS with an externally set up row address, which will refresh all cells within the row, i.e. cells normally addressed by A2 - A11. Section S is implemented as a row, or rows, of the memory and is refreshed at a lower rate than section M by not presenting its row address as often as that of Section M. This scheme has a number of advantages over a more straightforward technique which would refresh one chip less often than others. Firstly the sensing is effectively distributed across all devices, which will improve the error reporting/sensing and secondly, the errors will be confined to a contiguous block of memory because of the column addressing. The latter means that it is easier for the system to use the memory, both in conventional use and also when error detecting or correcting.

A flow chart for a basic refresh scheme is shown in Figure 3, and will be clear without further description. Figure 4 shows a more detailed scheme including refresh adaptation, which will also be found self explanatory.

In the complete design it is important to improve the scheme to be guarantee data integrity in section M. In the basic scheme outlined above, conditions are sampled at the refresh rate and if conditions change faster than this, data would be lost. For instance, in taking the system from a cold environment to a hot one, if the

- 7 -

system's thermal time constant is less than refresh rate then data would be lost before the refresh rate is adjusted.

The scheme can be adapted to cope with such problems in a number of ways. One way is to augment the system with an external temperature sensor which is used to detect the rate of change of external temperature. Under high rates of change this would force an early re-evaluation of the system refresh rates. In addition, or alternatively, more areas of the chip may be used as sensors, enabling the refresh intervals for the sensors to be staggered so that the maximum interval between senses is always less than the thermal time constant of the system.

Although the data in section S is unreliable it is not useless. If the data is protected by suitable error correction codes then the system can still store meaningful data in section S. An advantage of this is that an error detection algorithm can be used by the refresh control routine to report the error rate of section S. It may also be advantageous to incorporate some error detection and correction in section M, so that data loss can be avoided under rapidly changing conditions.

For the technique to provide a useful power saving it is necessary that the control algorithm does not, on average, consume more power than a straightforward refresh technique. A small amount of processing is required for error detection and the control algorithm is simple so it is possible to achieve power saving provided the memories can be refreshed at a suitably extended rate. If significant error correction is required at the refresh

- 8 -

rate then the method is unlikely to show any saving because correction is a much more time consuming technique. The simplest scheme is not to use section S to store valuable data, but just to store a simple pattern in which errors are easily detected; this will lead to a very quick method for detecting the error rate. For further power reduction it is to be noted that if the refresh interval is short with respect to the thermal time constant of the system, it will not be necessary to calculate the number of errors at every section S refresh operation; a refresh operation will always restore the cell contents and if operating near the limit a significant number of errors could accumulate before the error rate determination was made. This means that the algorithm would overcompensate for the errors because it would not know the error rate distribution leading to higher power consumption than absolutely necessary. This situation is, however, failsafe.

In practical implementation it is sensible to limit the maximum refresh interval. The reason for this is because, as the refresh period is extended, the amount of charge left in the cell's capacitor becomes smaller and smaller and there will come a point at which noise and stray radiation become much more significant. To avoid problems with false error rates, it is important to stay well away from this limiting case. As a practical convenience it is sensible to limit the refresh interval to less than the thermal time constant of the system to avoid the above mentioned problems. This thermal time constant is, in any case, likely to be long with respect to the maximum allowable refresh interval.

Another important consideration is that of sample size.

- 9 -

This very much depends on the relative sizes of sections S and M. If, for instance, section S is 1024 bits long, section M is 1048576 bits, section S error rate is 1 in $1e6$ and section M error rate 1 in $1e7$, then on average section S would only report an error every 1024 samples. Although the error rate in section M will be less than this because it is 1000 times larger, the number of bits in error could be quite large, e.g. 100. This is an unacceptably large number. There are various ways to reduce this disparity and increase the safety margin: spatial and temporal. Spatially, to strike a better balance between the relative sizes of section S and M, and temporally to adjust the safety factor between the S and M refresh rates so that the S rate is, e.g., x10 of the M rate rather than x2.

The error rate in section S will be dependent upon the pattern stored in the memory chip. For instance, if a cell with charge is surrounded on the chip by discharged cells then it will leak at a higher rate than one surrounded by charged cells. This effect can therefore be used to increase the sensitivity of the technique by selecting just such awkward patterns. However, the mapping between the logical address and physical cell placement on a memory chip is not normally straightforward and it would be necessary to obtain the information to derive the necessary pattern on a manufacturer by manufacturer basis.

It is, of course, possible to integrate the essence of the above-described technique onto a memory chip itself. This would be an effective solution which could be combined with existing system architectures for very low power systems, e.g. systems powered by small batteries.

- 10 -

Claims

1. A method of refreshing DRAMs according to which a small section (S) of the DRAM is refreshed at a lower rate than the major section (M), data errors arising in section S are sensed, and the refresh rates of the two sections (S and M) are adjusted, whilst maintaining the M section refresh rate higher than the S section refresh rate, until data errors in section S are not significant.
2. A method according to claim 1, in which section S is employed as a sensor for the chip to determine the optimum refresh rate for existing environmental conditions.
3. A method according to claim 1 or claim 2, in which external temperature sensing is used to adjust the refresh period in accordance with environmental temperature.
4. A method according to claim 1 or claim 2 or claim 3, in which predetermined areas of the DRAM are employed as sensors, and the refresh intervals for the sensors are staggered so that the maximum interval between senses is always less than the thermal time constant of the system.
5. A method according to any of claims 1 to 4, in which section M of the DRAM is initially refreshed at the manufacturer's specified rate, the refresh rate for section S is then extended in suitable increments until a refresh rate E is attained at which errors are just significant, the refresh rate for section M is then adjusted to the last error free rate of section S

- 11 -

multiplied by a safety factor, refreshing of section S is then continued at rate E and if the refresh rate for this section changes due to an increase or decrease in detected significant errors in the section, then the refresh rate for section M is changed appropriately through a control loop.

6. A method according to claim 5, in which sense amplifiers in the system are optimised for maximum sensitivity in the range at which errors in section S are just significant.

7. A method according to any of claims 1 to 6, in which useful data in section S is protected by error correction codes determined by an error detection algorithm used to report the error rate of section S.


8. A method according to any of claims 1 to 6, in which section S stores a simple pattern of non-useful data in which errors are readily detected.

9. A method according to any of claims 1 to 7, in which error detection and correction is also incorporated in section M in order to avoid data loss under rapidly changing conditions.


10. A method according to any of claims 1 to 9, in which the maximum refresh interval is limited to a value lower than the thermal time constant of the system.

11. A method of refreshing a DRAM substantially as hereinbefore described with reference to the accompanying diagrams.


Typical DRAM organisation

FIG. 1.


Typical DRAM cell




Typical addressing sequence

FIG. 2

Flowchart for refresh technique

FIG.3.

Flowchart for refresh technique



INTERNATIONAL SEARCH REPORT

International Application No. **PCT/GB 90/01757**

I. CLASSIFICATION OF SUBJECT MATTER (if several classification symbols apply, indicate all) ⁶ According to International Patent Classification (IPC) or to both National Classification and IPC IPC5: G 11 C 11/406																				
II. FIELDS SEARCHED <div style="text-align: right; font-size: small;">Minimum Documentation Searched⁷</div> <table style="width: 100%; border: none;"> <tr> <td style="width: 20%; border: 1px solid black; padding: 5px;">Classification System</td> <td style="border: 1px solid black; padding: 5px;">Classification Symbols</td> </tr> <tr> <td style="border: 1px solid black; padding: 5px; height: 40px; vertical-align: bottom;">IPC5</td> <td style="border: 1px solid black; padding: 5px; height: 40px; vertical-align: bottom;">G 11 C</td> </tr> </table> <div style="text-align: center; font-size: x-small; margin-top: 5px;">Documentation Searched other than Minimum Documentation to the extent that such Documents are included in Fields Searched⁸</div>			Classification System	Classification Symbols	IPC5	G 11 C														
Classification System	Classification Symbols																			
IPC5	G 11 C																			
III. DOCUMENTS CONSIDERED TO BE RELEVANT⁹ <table border="1" style="width: 100%; border-collapse: collapse; font-size: x-small;"> <thead> <tr> <th style="width: 10%;">Category *</th> <th style="width: 60%;">Citation of Document,¹¹ with indication, where appropriate, of the relevant passages¹²</th> <th style="width: 30%;">Relevant to Claim No.¹³</th> </tr> </thead> <tbody> <tr> <td style="vertical-align: top;">Y</td> <td style="vertical-align: top;">EP, A1, 0301794 (MATSUSHITA ELECTRONICS CORPORATION) 1 February 1989, see column 2, line 50 - column 3, line 49; column 6, line 22 - column 8, line 40</td> <td style="vertical-align: top;">1,2,10</td> </tr> <tr> <td style="vertical-align: top;">A</td> <td style="text-align: center; vertical-align: middle;">---</td> <td style="vertical-align: top;">5,7,9</td> </tr> <tr> <td style="vertical-align: top;">Y</td> <td style="vertical-align: top;">Patent Abstracts of Japan, Vol 9, No 227, P388, abstract of JP 60- 83293, publ 1985-05-11 HITACHI MAIKURO COMPUTER ENGINEERING K.K.</td> <td style="vertical-align: top;">1</td> </tr> <tr> <td style="vertical-align: top;">Y</td> <td style="vertical-align: top;">US, A, 4716551 (Y. INAGAKI) 29 December 1987, see column 2, line 14 - line 68</td> <td style="vertical-align: top;">1-3,10</td> </tr> <tr> <td></td> <td style="text-align: center;">---</td> <td></td> </tr> </tbody> </table>			Category *	Citation of Document, ¹¹ with indication, where appropriate, of the relevant passages ¹²	Relevant to Claim No. ¹³	Y	EP, A1, 0301794 (MATSUSHITA ELECTRONICS CORPORATION) 1 February 1989, see column 2, line 50 - column 3, line 49; column 6, line 22 - column 8, line 40	1,2,10	A	---	5,7,9	Y	Patent Abstracts of Japan, Vol 9, No 227, P388, abstract of JP 60- 83293, publ 1985-05-11 HITACHI MAIKURO COMPUTER ENGINEERING K.K.	1	Y	US, A, 4716551 (Y. INAGAKI) 29 December 1987, see column 2, line 14 - line 68	1-3,10		---	
Category *	Citation of Document, ¹¹ with indication, where appropriate, of the relevant passages ¹²	Relevant to Claim No. ¹³																		
Y	EP, A1, 0301794 (MATSUSHITA ELECTRONICS CORPORATION) 1 February 1989, see column 2, line 50 - column 3, line 49; column 6, line 22 - column 8, line 40	1,2,10																		
A	---	5,7,9																		
Y	Patent Abstracts of Japan, Vol 9, No 227, P388, abstract of JP 60- 83293, publ 1985-05-11 HITACHI MAIKURO COMPUTER ENGINEERING K.K.	1																		
Y	US, A, 4716551 (Y. INAGAKI) 29 December 1987, see column 2, line 14 - line 68	1-3,10																		

<div style="display: flex; justify-content: space-between; font-size: x-small;"> <div style="width: 48%;"> <p>* Special categories of cited documents: ¹⁰</p> <p>"A" document defining the general state of the art which is not considered to be of particular relevance</p> <p>"E" earlier document but published on or after the international filing date</p> <p>"L" document which may throw doubts on priority claim(s) or which is cited to establish the publication date of another citation or other special reason (as specified)</p> <p>"O" document referring to an oral disclosure, use, exhibition or other means</p> <p>"P" document published prior to the international filing date but later than the priority date claimed</p> </div> <div style="width: 48%;"> <p>"T" later document published after the international filing date or priority date and not in conflict with the application but cited to understand the principle or theory underlying the invention</p> <p>"X" document of particular relevance, the claimed invention cannot be considered novel or cannot be considered to involve an inventive step</p> <p>"Y" document of particular relevance, the claimed invention cannot be considered to involve an inventive step when the document is combined with one or more other such documents, such combination being obvious to a person skilled in the art</p> <p>"&" document member of the same patent family</p> </div> </div>																				
IV. CERTIFICATION <table style="width: 100%; border: none;"> <tr> <td style="width: 50%; border: 1px solid black; padding: 5px;"> Date of the Actual Completion of the International Search 8th February 1991 </td> <td style="width: 50%; border: 1px solid black; padding: 5px;"> Date of Mailing of this International Search Report - 1. 03. 91 </td> </tr> <tr> <td style="border: 1px solid black; padding: 5px;"> International Searching Authority EUROPEAN PATENT OFFICE </td> <td style="border: 1px solid black; padding: 5px;"> Signature of Authorized Officer <div style="display: flex; align-items: center;"> <div style="border: 1px solid black; padding: 2px 5px; margin-right: 10px;">M. PEIS</div> <div style="font-family: cursive; font-size: 1.2em;">M. Pez</div> </div> </td> </tr> </table>			Date of the Actual Completion of the International Search 8th February 1991	Date of Mailing of this International Search Report - 1. 03. 91	International Searching Authority EUROPEAN PATENT OFFICE	Signature of Authorized Officer <div style="display: flex; align-items: center;"> <div style="border: 1px solid black; padding: 2px 5px; margin-right: 10px;">M. PEIS</div> <div style="font-family: cursive; font-size: 1.2em;">M. Pez</div> </div>														
Date of the Actual Completion of the International Search 8th February 1991	Date of Mailing of this International Search Report - 1. 03. 91																			
International Searching Authority EUROPEAN PATENT OFFICE	Signature of Authorized Officer <div style="display: flex; align-items: center;"> <div style="border: 1px solid black; padding: 2px 5px; margin-right: 10px;">M. PEIS</div> <div style="font-family: cursive; font-size: 1.2em;">M. Pez</div> </div>																			

III. DOCUMENTS CONSIDERED TO BE RELEVANT (CONTINUED FROM THE SECOND SHEET)		
Category	Citation of Document, with indication, where appropriate, of the relevant passages	Relevant to Claim No
Y	US, A, 4453237 (E.A. REESE ET AL) 5 June 1984, see column 5, line 39 - column 6, line 40 --	1,3, 10
Y	Patent Abstracts of Japan, Vol 10, No 369, P525, abstract of JP 61-160896, publ 1986-07-21 TOSHIBA CORP --	1-3
Y	EP, A2, 0267052 (FUJITSU LIMITED) 11 May 1988, see column 5, line 35 - column 7, line 17; abstract --	1
A	US, A, 4380812 (M.L. ZIEGLER II ET AL) 19 April 1983, see the whole document -- -----	1,7,9

ANNEX TO THE INTERNATIONAL SEARCH REPORT ON INTERNATIONAL PATENT APPLICATION NO. PCT/GB 90/01757

SA 42042

This annex lists the patent family members relating to the patent documents cited in the above-mentioned international search report. The members are as contained in the European Patent Office EDP file on 28/12/90. The European Patent office is in no way liable for these particulars which are merely given for the purpose of information.

Patent document cited in search report	Publication date	Patent family member(s)	Publication date
EP-A1- 0301794	01/02/89	JP-A- 1032489 US-A- 4935900	02/02/89 19/06/90
US-A- 4716551	29/12/87	JP-A- 60061992	09/04/85
US-A- 4453237	05/06/84	US-A- 4406013 US-A- 4547867	20/09/83 15/10/85
EP-A2- 0267052	11/05/88	JP-A- 63121197	25/05/88
US-A- 4380812	19/04/83	AU-B- 544356 AU-D- 6760081 CA-A- 1165451 DE-A-C- 3115541 FR-A-B- 2481487 GB-A-B- 2075730 JP-B- 1018459 JP-C- 1548149 JP-A- 56169300 NL-A- 8102030 SE-B-C- 449141 SE-A- 8102507	23/05/85 29/10/81 10/04/84 25/03/82 30/10/81 18/11/81 05/04/89 09/03/90 25/12/81 16/11/81 06/04/87 26/10/81

For more details about this annex: see Official Journal of the European patent Office, No. 12/82